

# RUN-TIME RECONFIGURABLE SOLUTIONS FOR ADAPTIVE CONTROL APPLICATIONS

George Economakos

*μLab, School of ECE, NTU of Athens, Iroon Polytechniou 9, GR 15780 Athens, Greece*

Christoforos Economakos

*Department of Automation, Halkis Institute of Technology, GR 34400 Psachna, Evia, Greece*

Sotirios Xydis

*μLab, School of ECE, NTU of Athens, Iroon Polytechniou 9, GR 15780 Athens, Greece*

Keywords: Hardware, Adaptive control, Run-time systems.

Abstract: The requirement for short time-to-market has made FPGA devices very popular for the implementation of general purpose electronic devices. Modern FPGA architectures offer the advantage of partial reconfiguration, which allows an algorithm to be partially mapped into a small and fixed FPGA device that can be reconfigured at run time, as the mapped application changes its requirements. Such a feature can be beneficial for modern control applications, that may require the change of coefficients, models and control laws with respect to external conditions. This paper presents an embedded run-time reconfigurable architecture and the corresponding design methodologies that support flexibility, modularity and abstract system specification for high performance adaptive control applications. Through experimental results it is shown that this architecture is both technically advanced and cost effective so, it can be used in increasingly demanding application areas like automotive control.

## 1 INTRODUCTION

During the last years, consumer digital devices have been built using either application specific hardware modules (ASICs) or general purpose software programmed microprocessors, or a combination of them. Hardware implementations offer high speed and efficiency but they are tailored for a specific set of computations. If an alternative implementation is needed, a new and expensive design process has to be performed. On the contrary, software implementations can be modified freely during the life-cycle of a device, through patches and updates. However, they are much more inefficient in terms of speed and area.

Reconfigurable computing is intended to fill the gap between hardware and software, achieving potentially much higher performance than software, while maintaining a higher level of flexibility than hardware. Reconfigurable devices, including *Field-Programmable Gate Arrays* (FPGAs), contain an array of computational elements whose functionality is determined through multiple programmable configuration bits. These elements, usually called logic blocks, are connected using a set of routing resources

that are also programmable. In this way, custom digital circuits can be mapped to the reconfigurable hardware by computing the logic functions of the circuit within the logic blocks, and using the configurable routing to connect the blocks together to form the necessary circuit. Currently, the most common configuration technique is to use *Look-Up Tables* (LUTs), implemented with *Random Access Memory* (RAM). A survey of reconfigurable devices and the underlying technologies can be found in (Hartenstein, 2001).

Frequently, the areas of a program that can be accelerated through the use of reconfigurable hardware are too numerous or complex to be loaded simultaneously onto the available hardware. There, it is beneficial to be able to swap different configurations in and out of the reconfigurable hardware as they are needed during program execution. This concept is known as *Run-Time Reconfiguration* (RTR). RTR supports the concept of *Virtual Hardware*, like the concept of virtual memory offered by all modern operating systems. Through RTR, more sections of an application can be mapped into hardware and thus, despite reconfiguration time overhead, a potential for an overall performance improvement is provided. RTR can be applied

on different phases of the design process, according to the granularity of the reconfigurable blocks, which may be complex functions, simple arithmetic and storage components or LUTs. The reconfiguration data can be stored inside the reconfigurable device or transferred from an embedded or host processor.

RTR FPGAs can be used in demanding applications like modern adaptive control found in the automotive industry, where a clear trend prevails today: electronics in the vehicle are gaining more and more significance (Javaherian et al., 2004). The number of microcontrollers in the automobile is consistently increasing. For example, luxury vehicles may have up to 100 on-board microcontroller units in the near future. All this functionality involve a lot of computations that can be accelerated with embedded special purpose hardware. On the other hand, applications like speed control need to provide solutions to a variety of problems like smooth throttle movement, zero steady-state speed error, good speed tracking over varying road slopes, robustness to system variations and operating conditions and minimum controller calibrations. To achieve all these, an adaptive controller may need to change coefficients, models and control laws during its everyday operation which involve a lot of reconfiguration.

This paper presents an embedded RTR architecture for control applications. It is based on a modern family of FPGA devices (Xilinx Virtex 4 (Xilinx, 2006)) that offer many advanced reconfiguration options. It consists of a general purpose microprocessor (PowerPC), built inside the FPGA device, and a number of reconfigurable modules. Reconfiguration is done by the microprocessor through an internal configuration port and using configuration data stored in on-chip block RAM (BRAM). All reconfigurable modules are small size and thus, reconfiguration time overhead is minimal. This paper also presents the corresponding design methodologies that support flexibility, modularity and abstract system specification. Through experimental results it is shown that this architecture is both technically advanced and cost effective so, it can be used in increasingly demanding application areas like automotive control.

## 2 FPGA ARCHITECTURE

FPGAs are the evolution of PLAs and PLDs. They contain pre-build programmable circuit elements and programmable interconnects that can realize any digital system with low cost and reduced time-to-market. The weak points of programmable logic are efficiency




Figure 1: Simplified circuit of 2 CLB slices.

and performance but this is starting to change. A typical FPGA device consists of programmable logic blocks, interconnection resources and I/O blocks, arranged in an array structure.

For the devices built by Xilinx (Xilinx, 2006) the programmable logic blocks are called *Configurable Logic Blocks* (CLBs) and are divided into four slices. Two are more powerful (called SLICEM) and two less (called SLICEL). A simplified circuit of SLICEM is shown in figure 1. Each slice, either in SLICEM or SLICEL, consists of two logic-function generators or *Look-Up Tables* (LUTs), two storage elements, wide-function multiplexers, carry logic, and arithmetic gates. The extra power of SLICEM is that it can be configured to support two additional functions: storing data using distributed RAM and shifting data with 16-bit registers.

LUT function generators are implemented as 4-input RAM. There are four independent inputs for each of the two function generators in a slice (F and G). The function generators are capable of implementing any arbitrarily defined four-input Boolean function. The propagation delay through a LUT is independent of the function implemented. In addition to the basic LUTs, slices contain multiplexers that can be used to combine up to eight function generators to provide any function of five, six, seven, or eight inputs in a CLB.

The other elements of the CLB may vary from device to device. Dedicated carry logic provides fast arithmetic addition and subtraction. The Xilinx Virtex-4 CLB has two separate carry chains. The storage elements in a each slice can be configured as ei-

ther edge-triggered D-type flip-flops or level-sensitive latches. The D input can be driven directly by a LUT output or by the slice inputs bypassing the function generators, using multiplexers. Finally, the dedicated arithmetic logic includes an XOR gate that allows a 2-bit full adder to be implemented within a slice and an AND gate to improve the efficiency of multiplier implementation.

The interconnection resources, called *General Routing Matrix* (GRM), provides an array of configurable routing switches, called *Programmable Switch Matrices* (PSMs), between each component. Each CLB is tied to a PSM, allowing multiple connections. The overall programmable interconnection is hierarchical and designed to support high-speed designs. PSMs are controlled by values stored in static memory cells during configuration and can be reloaded to change the functions of the programmable elements.

I/O blocks can be configured as inputs, outputs or bidirectional and are connected to the GRM and to the chip pads. They have configurable high-performance drivers and receivers, supporting a wide variety of standard interfaces.

FPGAs are programmed by writing a bitstream in the configuration memory (all configuration bits and LUT contents). The bitstream is usually externally supplied through a serial link. For RTR, when an application requires a change configuration memory while the device is operational, the Xilinx Virtex-4 architecture defines the global *Internal Configuration Access Port* (ICAP), which provides the user logic with access to the configuration interface.

### 3 RELATED RESEARCH

Real-time embedded control is an important application area for microelectronic devices. With the introduction and wide distribution of FPGA devices a lot of efficient hardware controller implementation have been reported (Kim, 2000; Sanchez-Solano et al., 2002; Chan et al., 2004; Tipsuwanporn et al., 2004; Zhao et al., 2005). For more advanced control algorithms and systems, reconfigurable solutions have also been reported. An embedded reconfigurable architecture is presented in (Sancho-Pradel et al., 2002), with a number of processing elements with real-time reconfigurable software. The main processing element computes adaptive control coefficients in real-time and passes them to the control processing element, which changes its software controller implementation accordingly. A more advanced multi-agent architecture is presented in (Naji et al., 2004), which supports hardware reconfiguration but not real-time.

In (Toscher et al., 2006) a real-time hardware reconfigurable controller is presented. It has a number of slots where reconfigurable modules are loaded in and out as needed. This approach is similar to the one presented here but involves large (coarse grain) reconfigurable modules and so reconfiguration overhead plays an important role in the overall system performance.

### 4 DESIGN METHODOLOGY

This paper considers RTR for adaptive control applications. For small applications like a PID controller, minor modifications are required during system operation. If an adaptive algorithm is used to generate new coefficient values an update can replace the old values in a straightforward manner (details will be given in a subsequent section). When however complicated models or control laws are considered the corresponding hardware design methodology has to be changed. The solution proposed in this paper is to take the adaptive control algorithm of the whole system and apply *Algorithmic or High-Level Synthesis* (HLS) (Gajski et al., 1992) taking into account RTR.

HLS acts upon the dataflow graph of an application and schedules its primitive operations in consecutive control steps while mapping them onto available resources. The proposed solution is a novel resource constrained scheduling heuristic that utilizes RTR arithmetic units. After experimentation with different FPGA architectures, it has been found that a binary multiplier takes 3 to 4 times the LUTs required for an adder of the same input bit width. So, we can assume that we have an arithmetic component that can be used as a multiplier in some control steps and as 3 adders (at least) in all the others. If we perform resource constrained scheduling with such reconfigurable components we can reduce the latency, in terms of control steps, of our circuit.

For example, consider a digital filter with two inputs  $x$  and  $y$  and two outputs  $z_1$  and  $z_2$ , where  $z_1 = a_0x_0 + x_1 + x_2 + a_3x_3 + x_4 + a_5x_5$  and  $z_2 = b_0y_0 + b_1y_1 + y_2 + y_3 + b_4y_4 + y_5$ . If we want to build a circuit for this system, using two multipliers and one adder in every control step, we will come out with the schedule of figure 2. If one of the multipliers is reconfigurable, and as stated in the previous paragraph can be used as either a multiplier or 3 adders, we can reduce the latency drastically, as shown in figure 3.

Such a result is promising taking into account that RTR needs some time for reconfiguration at the beginning of some of the control steps. To formalize our approach we can modify a widely used HLS scheduling heuristic to support RTR datapath compo-




Figure 2: Schedule with 2 mult. and 1 add.




Figure 3: Schedule with 1 mult., 1 add. and 1 RTR mult.

nents. For resource constrained scheduling, that is, when the number of available hardware resources is fixed, a very efficient and widely used algorithm is list scheduling. A modified version of list scheduling, utilizing RTR components is shown below.

```

INSERT_READY_OPS( $V, PList_1, PList_2, \dots, PList_m$ );
Cstep=0;
while (( $PList_1 \neq \emptyset$ ) or ... or ( $PList_m \neq \emptyset$ )) do
    Cstep=Cstep+1;
    for k=1 to m do
        for funit=1 to  $N_k$  do
            if ( $PList_k \neq \emptyset$ ) then
                 $S_{current} = SCH\_OP(S_{current}, FIRST(PList_k, Cstep));$ 
                 $PList_k = DELETE(PList_k, FIRST(PList_k));$ 
            endif
        endfor
    endfor
    { $RPList_1, \dots, RPList_{Rn}$ } = MERGE( $PList_1, \dots, PList_m$ );
    for k=1 to  $Rn$  do
        if ( $RPList_k \neq \emptyset$ ) then
             $S_{current} = SCH\_OPS(S_{current}, NTH(RPList_k, Cstep));$ 
        endif
    endfor
    INSERT_READY_OPS( $V, PList_1, PList_2, \dots, PList_m$ );
endwhile
    
```

The algorithm uses a priority list  $PList$  for each operation type  $t_k \in T$ . Each operation's priority is defined by its *mobility*, that is the difference between

its ALAP and its ASAP scheduling value. The operations in all priority lists are scheduled into control steps based on  $N_k$  which is the number of functional units performing operation of type  $t_k$ . The function INSERT\_READY\_OPS scans the set of nodes  $V$ , determines if any of the operations in the set are ready (i.e., all its predecessors are scheduled), deletes each ready node from the set  $V$  and appends it to one of the priority lists based on its operation type. The function SC\_OP( $S_{current}, o_i, s_j$ ) returns a new schedule after scheduling the operation  $o_i$  in control step  $s_j$ . The function DELETE( $PList_k, o_i$ ) deletes the indicated operation  $o_i$  from the specified list. Operations with low mobility are put first in the list. In other words, operations that do not have many opportunities to be scheduled in subsequent control steps are preferred for the current. As the algorithm moves on mobilities are dynamically re-calculated. After all available non-reconfigurable components have been used the algorithm constructs a set of merged priority lists  $\{RPList_1, \dots, RPList_{Rn}\}$  for each control step with the function MERGE. Each merged list contains ready operations that a reconfigurable component can perform. Then, the function SCH\_OPS, schedules all operations of the same type that are in the beginning of the merged list and cover the whole reconfigurable component (or as much as possible). These operations are returned by the function NTH. For example, if we have a reconfigurable component that can perform one multiplication or three additions and the merged priority list is  $\{a_1, a_2, m_1, a_3, m_2\}$  (where  $a_i$  denotes addition and  $m_i$  multiplication),  $a_1$ ,  $a_2$  and  $a_3$  will be scheduled in the current control step.

The circuits designed using this heuristic are faster but have a reconfiguration timing overhead. Depending on the implementation technology different approaches can be taken to make the final implementation efficient. In architectures with very small reconfiguration time (10ns) we can extend the duration of every control cycle. In slower architectures we can restrict the number of possible reconfigurations so as the total reconfiguration delay is less than the speed gain. Additionally, in all cases, the proposed reconfiguration can be kept minimum by utilizing very few (less than five) reconfigurable components.

## 5 EXPERIMENTAL RESULTS

The scheduling algorithm of the previous section has been implemented on top of a custom C-to-RTL HLS synthesis environment. In order to evaluate the proposed methodology, six different DSP applications have been used as testbenches. These applications

Table 1: DSP schedules with RTR.

Application	Number of nodes	Number of cycles		
		3/3	2/1/2	1/1/2
Fircls	63	24	18	10
Firls	64	32	25	17
Firrcos	79	42	30	18
Invfreqz	41	25	18	10
Maxflat	115	51	38	22
Remez	55	28	20	17

were found in MATLAB's DSP tool box and were manually translated into untyped C (in fact SystemC) behavioral Descriptions. The applications were Fircls (Constrained least square FIR filter), Firls (Least square linear-phase FIR filter), Firrcos (Raised cosine FIR filter), Invfreqz (Discrete-time filter from frequency data) Maxflat (Generalized digital Butterworth filter) and Remez (Parks-McClellan optimal FIR filter). Table 1 shows three implementations for each application, one with 3 multipliers, 3 adders and no reconfigurable components, one with 2 regular multipliers, 1 reconfigurable multiplier and 2 adders and one with 1 regular multiplier, 1 reconfigurable multiplier and 2 adders. The implementations with only 1 regular multiplier have an average latency improvement of 53% and also occupy less area. In other words, under this approach a much better resource utilization is achieved. The penalty that has to be paid is that if reconfigurations are very frequent (for example at the beginning of every control step) the total reconfiguration delay may be too long. The 53% latency improvement however covers even a doubling in control step period (worst case) due to RTR.

As a more complicated example taken from car automation we chose the detection component of the cruise control system of (Le Beux et al., 2006). This component compares a reference and a returned radar signal and reports when an obstacle is found within the next 150 m. In such situation the cruise control system should decelerated the vehicle. Comparison is performed with a 3 stage correlation algorithm. Each correlation requires more than 100 multiplications. Following the same approach as the DSP experiments above we found that the whole algorithm has 472 dataflow nodes which can be arranged into 207 control steps when 4 multipliers and 4 adders are used, 153 when 3 multipliers, 3 adders and 1 reconfigurable multiplier is used and 98 when 2 multipliers, 2 adders and 2 reconfigurable multipliers are used. Again the latency improvement is enough to overcome reconfiguration delays. Practical details about the latter are given in the next section.

## 6 IMPLEMENTATION ISSUES

While the proposed algorithm is focused on future architectures with low RTR overhead, some implementation issues may be solved in an efficient way with present and widely spread FPGA devices. Such an issue is that if we want to have really fast reconfiguration all action must be performed inside the reconfigurable fabric, because any external source of reconfiguration data (like serial connection with a host computer) is too slow. An answer for that problem is the Virtex family of Xilinx FPGAs, which is equipped with an internal reconfiguration access port (ICAP) used by internal logic to access and modify the configuration memory. Xilinx offers a ready-to-use IP called HWICAP (Xilinx, 2004), which can read a portion of the configuration memory into block RAM, modify it, and write it back, through the ICAP port. HWICAP can be used in embedded self-reconfigurable devices (Blodget et al., 2003; Ferreira and Silva, 2005).

The proposed architecture is given in figure 4. The HWICAP controller can be connected with an embedded processor like PowerPC through the OPB bus (or any bus and an OPB bridge). The processor communicates with the HWICAP controller through the bus and requests that a part of the devices configuration memory is written in on-chip RAM (block RAM). Then the processor can modify this information (accessing directly block RAM) and request to be written back. So the processor, which is initially configured inside the FPGA, can reconfigure other parts of the device during run time. To do this the processor needs to know how to modify the copy of configuration memory to achieve the required results. In our approach, the differences between the multiplier and the three adders can be initially stored inside PowerPC (during the initial configuration phase) and exchanged on demand with appropriate interrupt service routines. If the differences are kept as small as possible, this is both feasible and efficient.

This approach is called difference-based reconfiguration and allows fast reconfiguration of Virtex-4 devices (Xilinx, 2006) at a rate of 400MB/s. The smallest partial bitstream that the HWICAP device can handle is a frame of 32 vertical slices (each slice contains 2 LUTs) which is 41 32bit words.

For our experiments we found that a 16 bit multiplier needs 54 slices while each 16 bit adder 9. In order to minimize the reconfiguration overhead, we used placement constraints to arrange the 3 adders (27 slices) of the reconfigurable multiplier in a common frame. In the beginning, this frame along with a number of neighboring slices is configured as a 16




Figure 4: Implementation architecture.

bit multiplier. When reconfiguration is needed a hardware FSM generates an interrupt to PowerPC which sends through HWICAP the frame with the 3 addrs. Also care is taken so that the reconfigurable component has ports for all devices (both the multiplier and the 3 addrs) permanently connected to the registers and MUXs of the overall architecture. From all these details the reconfiguration time for each reconfigurable component can be calculated as  $0.41\mu\text{sec}$ .

## 7 CONCLUSIONS

A novel design methodology for adaptive control applications, which utilizes reconfigurable datapath components has been presented in this work. Using reconfigurable multipliers, the resulting schedule can be shortened so as the gain in clock cycles can overcome the timing overhead of reconfiguration. The main advantage of this solution is that through RTR, more complicated algorithms can be mapped into smaller devices without speed degradation. The experimental results after integrating the proposed heuristic into an HLS environment shown an average 50% reduction in clock cycles that compensates for the worst cases of reconfiguration overhead, with better hardware utilization. Since RTR delays will be shortened even more in future devices, the proposed scheduling heuristic may be proved to be even more effective.

## REFERENCES

Blodget, B., McMillan, S., and Lysaght, P. (2003). A lightweight approach for embedded reconfiguration of FPGAs. In *Design Automation and Test in Europe Conference and Exhibition*, pages 399–400. ACM/IEEE.

Chan, Y. F., Moallem, M., and Wang, W. (2004). Efficient implementation of PID control algorithm using FPGA technology. In *43rd Conference on Decision and Control*, pages 4885–4890. IEEE.

Ferreira, J. C. and Silva, M. M. (2005). Run-time reconfiguration support for FPGAs with embedded CPUs: The hardware layer. In *International Parallel and Distributed Processing Symposium*, pages 165–168. IEEE.

Gajski, D., Dutt, N., Wu, A., and Lin, S. (1992). *High-Level Synthesis*. Kluwer Academic Publishers.

Hartenstein, R. (2001). A decade of reconfigurable computing: A visionary retrospective. In *Design Automation and Test in Europe Conference and Exhibition*, pages 642–649. ACM/IEEE.

Javaherian, H., Liu, D., Zhang, Y., and Kovalenko, O. (2004). Adaptive critic learning techniques for automotive engine control. In *American Control Conference*, pages 4066–4071. IEEE.

Kim, D. (2000). An implementation of fuzzy logic controller on the reconfigurable FPGA system. *IEEE Transactions on Industrial Electronics*, 47(3):703–715.

Le Beux, S., Marquet, P., Labbani, Q., and Dekeyser, J. (2006). FPGA implementation of embedded cruise control and anti-collision radar. In *9th Conference on Digital System Design*, pages 280–287. EUROMICRO.

Naji, H. R., Wells, B. E., and Eitzkorn, L. (2004). Creating an adaptive embedded system by applying multi-agent techniques to reconfigurable hardware. *Future Generation Computer Systems*, 20(6):1055–1081.

Sanchez-Solano, S., Senhadji, R., Cabrera, A., Baturone, I., Jimenez, C. J., and Barriga, A. (2002). Prototyping of fuzzy logic-based controllers using standard FPGA development boards. In *13th International Workshop on Rapid System Prototyping*, pages 25–32. IEEE.

Sancho-Pradel, D. L., Jones, S. R., and Goodall, R. M. (2002). System on programmable chip for real-time control implementations. In *International Conference on Field-Programmable Technology*, pages 276–283. IEEE.

Tipsuwanporn, V., Runghimmawan, T., Intajag, S., and Krongratana, V. (2004). Fuzzy logic PID controller based on FPGA for process control. In *International Symposium on Industrial Electronics*, pages 1495–1500. IEEE.

Toscher, S., Reinemann, T., and Kasper, R. (2006). An adaptive FPGA-based mechatronic control system supporting partial reconfiguration of controller functionalities. In *1st NASA/ESA Conference on Adaptive Hardware and Systems*, pages 225–228. IEEE.

Xilinx (2004). *OPB HWICAP Product Specification v1.3*.

Xilinx (2006). *Virtex-4 User Guide*.

Zhao, W., Kim, B. H., Larson, A. C., and Voyles, R. M. (2005). FPGA implementation of closed-loop control system for small-scale robot. In *12th International Conference on Advanced Robotics*, pages 70–77. IEEE.